00001 #ifndef __MK_dsp_memory_map_mk_H___
00002 #define __MK_dsp_memory_map_mk_H___
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038 #define DSPMK_DEGMON_FLAG DSP_DEGMON_FLAG
00039 #define DSPMK_DEGMON_FLAG2 DSP_DEGMON_FLAG2
00040 #define DSPMK_DEGMON_H DSP_DEGMON_H
00041 #define DSPMK_DEGMON_HCR DSP_DEGMON_HCR
00042 #define DSPMK_DEGMON_HPD2 DSP_DEGMON_HPD2
00043 #define DSPMK_DEGMON_IPR DSP_DEGMON_IPR
00044 #define DSPMK_DEGMON_L DSP_DEGMON_L
00045 #define DSPMK_DEGMON_N DSP_DEGMON_N
00046 #define DSPMK_DEGMON_PC DSP_DEGMON_PC
00047 #define DSPMK_DEGMON_RUN_LOC DSP_DEGMON_RUN_LOC
00048 #define DSPMK_DEGMON_SR DSP_DEGMON_SR
00049 #define DSPMK_DEGMON_SR2 DSP_DEGMON_SR2
00050 #define DSPMK_DEGMON_TRACER_LOC DSP_DEGMON_TRACER_LOC
00051 #define DSPMK_HE_USR DSP_HE_USR
00052 #define DSPMK_I_0DBU16 DSP_I_0DBU16
00053 #define DSPMK_I_0DBU24 DSP_I_0DBU24
00054 #define DSPMK_I_DEFIPR DSP_I_DEFIPR
00055 #define DSPMK_I_DEFOMR DSP_I_DEFOMR
00056 #define DSPMK_I_EPS DSP_I_EPS
00057 #define DSPMK_I_M12DBU16 DSP_I_M12DBU16
00058 #define DSPMK_I_M12DBU24 DSP_I_M12DBU24
00059 #define DSPMK_I_MAXPOS DSP_I_MAXPOS
00060 #define DSPMK_I_MINPOS DSP_I_MINPOS
00061 #define DSPMK_I_NTICK DSP_I_NTICK
00062 #define DSPMK_I_ONEHALF DSP_I_ONEHALF
00063 #define DSPMK_I_OUTY DSP_I_OUTY
00064 #define DSPMK_LE_USR DSP_LE_USR
00065 #define DSPMK_LHE_SEG DSP_LHE_SEG
00066 #define DSPMK_LHE_SYS DSP_LHE_SYS
00067 #define DSPMK_LHE_USG DSP_LHE_USG
00068 #define DSPMK_LHE_USR DSP_LHE_USR
00069 #define DSPMK_LHI_SYS DSP_LHI_SYS
00070 #define DSPMK_LHI_USR DSP_LHI_USR
00071 #define DSPMK_LLE_SEG DSP_LLE_SEG
00072 #define DSPMK_LLE_SYS DSP_LLE_SYS
00073 #define DSPMK_LLE_USG DSP_LLE_USG
00074 #define DSPMK_LLE_USR DSP_LLE_USR
00075 #define DSPMK_LLI_SYS DSP_LLI_SYS
00076 #define DSPMK_LLI_USR DSP_LLI_USR
00077 #define DSPMK_NAE_SYS DSP_NAE_SYS
00078 #define DSPMK_NB_DMA DSP_NB_DMA
00079 #define DSPMK_NB_DMA_R DSP_NB_DMA_R
00080 #define DSPMK_NB_DMA_W DSP_NB_DMA_W
00081 #define DSPMK_NB_DMQ DSP_NB_DMQ
00082 #define DSPMK_NB_HMS DSP_NB_HMS
00083 #define DSPMK_NB_TMQ DSP_NB_TMQ
00084 #define DSPMK_NE_USR DSP_NE_USR
00085 #define DSPMK_NLE_SEG DSP_NLE_SEG
00086 #define DSPMK_NLE_SYS DSP_NLE_SYS
00087 #define DSPMK_NLE_USG DSP_NLE_USG
00088 #define DSPMK_NLE_USR DSP_NLE_USR
00089 #define DSPMK_NLI_SYS DSP_NLI_SYS
00090 #define DSPMK_NLI_USR DSP_NLI_USR
00091 #define DSPMK_NPE_SEG DSP_NPE_SEG
00092 #define DSPMK_NPE_SYS DSP_NPE_SYS
00093 #define DSPMK_NPE_SYSEP DSP_NPE_SYSEP
00094 #define DSPMK_NPE_USG DSP_NPE_USG
00095 #define DSPMK_NPE_USR DSP_NPE_USR
00096 #define DSPMK_NPI_RAM DSP_NPI_RAM
00097 #define DSPMK_NPI_ROM DSP_NPI_ROM
00098 #define DSPMK_NPI_SYS DSP_NPI_SYS
00099 #define DSPMK_NPI_USR DSP_NPI_USR
00100 #define DSPMK_NXE_SEG DSP_NXE_SEG
00101 #define DSPMK_NXE_SYS DSP_NXE_SYS
00102 #define DSPMK_NXE_USG DSP_NXE_USG
00103 #define DSPMK_NXE_USR DSP_NXE_USR
00104 #define DSPMK_NXI_RAM DSP_NXI_RAM
00105 #define DSPMK_NXI_ROM DSP_NXI_ROM
00106 #define DSPMK_NXI_SYS DSP_NXI_SYS
00107 #define DSPMK_NXI_USR DSP_NXI_USR
00108 #define DSPMK_NYE_SEG DSP_NYE_SEG
00109 #define DSPMK_NYE_SYS DSP_NYE_SYS
00110 #define DSPMK_NYE_USG DSP_NYE_USG
00111 #define DSPMK_NYE_USR DSP_NYE_USR
00112 #define DSPMK_NYI_RAM DSP_NYI_RAM
00113 #define DSPMK_NYI_ROM DSP_NYI_ROM
00114 #define DSPMK_NYI_SYS DSP_NYI_SYS
00115 #define DSPMK_NYI_USR DSP_NYI_USR
00116 #define DSPMK_PHE_RAM DSP_PHE_RAM
00117 #define DSPMK_PHE_SEG DSP_PHE_SEG
00118 #define DSPMK_PHE_SYS DSP_PHE_SYS
00119 #define DSPMK_PHE_SYSEP DSP_PHE_SYSEP
00120 #define DSPMK_PHE_USG DSP_PHE_USG
00121 #define DSPMK_PHE_USR DSP_PHE_USR
00122 #define DSPMK_PHI_RAM DSP_PHI_RAM
00123 #define DSPMK_PHI_ROM DSP_PHI_ROM
00124 #define DSPMK_PHI_SYS DSP_PHI_SYS
00125 #define DSPMK_PHI_USR DSP_PHI_USR
00126 #define DSPMK_PLE_RAM DSP_PLE_RAM
00127 #define DSPMK_PLE_SEG DSP_PLE_SEG
00128 #define DSPMK_PLE_SYS DSP_PLE_SYS
00129 #define DSPMK_PLE_SYSEP DSP_PLE_SYSEP
00130 #define DSPMK_PLE_USG DSP_PLE_USG
00131 #define DSPMK_PLE_USR DSP_PLE_USR
00132 #define DSPMK_PLI_RAM DSP_PLI_RAM
00133 #define DSPMK_PLI_ROM DSP_PLI_ROM
00134 #define DSPMK_PLI_SYS DSP_PLI_SYS
00135 #define DSPMK_PLI_USR DSP_PLI_USR
00136 #define DSPMK_XHE_RAM DSP_XHE_RAM
00137 #define DSPMK_XHE_SEG DSP_XHE_SEG
00138 #define DSPMK_XHE_SYS DSP_XHE_SYS
00139 #define DSPMK_XHE_USG DSP_XHE_USG
00140 #define DSPMK_XHE_USR DSP_XHE_USR
00141 #define DSPMK_XHI_RAM DSP_XHI_RAM
00142 #define DSPMK_XHI_ROM DSP_XHI_ROM
00143 #define DSPMK_XHI_SYS DSP_XHI_SYS
00144 #define DSPMK_XHI_USR DSP_XHI_USR
00145 #define DSPMK_XLE_RAM DSP_XLE_RAM
00146 #define DSPMK_XLE_SEG DSP_XLE_SEG
00147 #define DSPMK_XLE_SYS DSP_XLE_SYS
00148 #define DSPMK_XLE_USG DSP_XLE_USG
00149 #define DSPMK_XLE_USR DSP_XLE_USR
00150 #define DSPMK_XLI_RAM DSP_XLI_RAM
00151 #define DSPMK_XLI_ROM DSP_XLI_ROM
00152 #define DSPMK_XLI_SYS DSP_XLI_SYS
00153 #define DSPMK_XLI_USR DSP_XLI_USR
00154 #define DSPMK_YHE_RAM DSP_YHE_RAM
00155 #define DSPMK_YHE_SEG DSP_YHE_SEG
00156 #define DSPMK_YHE_SYS DSP_YHE_SYS
00157 #define DSPMK_YHE_USG DSP_YHE_USG
00158 #define DSPMK_YHE_USR DSP_YHE_USR
00159 #define DSPMK_YHI_RAM DSP_YHI_RAM
00160 #define DSPMK_YHI_ROM DSP_YHI_ROM
00161 #define DSPMK_YHI_SYS DSP_YHI_SYS
00162 #define DSPMK_YHI_USR DSP_YHI_USR
00163 #define DSPMK_YLE_RAM DSP_YLE_RAM
00164 #define DSPMK_YLE_SEG DSP_YLE_SEG
00165 #define DSPMK_YLE_SYS DSP_YLE_SYS
00166 #define DSPMK_YLE_USG DSP_YLE_USG
00167 #define DSPMK_YLE_USR DSP_YLE_USR
00168 #define DSPMK_YLI_RAM DSP_YLI_RAM
00169 #define DSPMK_YLI_ROM DSP_YLI_ROM
00170 #define DSPMK_YLI_SYS DSP_YLI_SYS
00171 #define DSPMK_YLI_USR DSP_YLI_USR
00172 #define DSPMK_NPE_SYSEP_FREE DSP_NPE_SYSEP_FREE
00173 #define DSPMK_SYS_REV DSP_SYS_REV
00174 #define DSPMK_SYS_VER DSP_SYS_VER
00175
00176
00177 #define DSPMK_X_ABORT_A1 DSP_X_ABORT_A1
00178 #define DSPMK_X_ABORT_DMASTAT DSP_X_ABORT_DMASTAT
00179 #define DSPMK_X_ABORT_HCR DSP_X_ABORT_HCR
00180 #define DSPMK_X_ABORT_HSR DSP_X_ABORT_HSR
00181 #define DSPMK_X_ABORT_M_IO DSP_X_ABORT_M_IO
00182 #define DSPMK_X_ABORT_RUNSTAT DSP_X_ABORT_RUNSTAT
00183 #define DSPMK_X_ABORT_R_HMS DSP_X_ABORT_R_HMS
00184 #define DSPMK_X_ABORT_R_I1 DSP_X_ABORT_R_I1
00185 #define DSPMK_X_ABORT_R_IO DSP_X_ABORT_R_IO
00186 #define DSPMK_X_ABORT_SP DSP_X_ABORT_SP
00187 #define DSPMK_X_ABORT_SR DSP_X_ABORT_SR
00188 #define DSPMK_X_ABORT_X0 DSP_X_ABORT_X0
00189 #define DSPMK_X_DMASTAT DSP_X_DMASTAT
00190 #define DSPMK_X_DMA_REB DSP_X_DMA_REB
00191 #define DSPMK_X_DMA_REN DSP_X_DMA_REN
00192 #define DSPMK_X_DMA_REP DSP_X_DMA_REP
00193 #define DSPMK_X_DMA_RFB DSP_X_DMA_RFB
00194 #define DSPMK_X_DMA_R_M DSP_X_DMA_R_M
00195 #define DSPMK_X_DMA_WEB DSP_X_DMA_WEB
00196 #define DSPMK_X_DMA_WFB DSP_X_DMA_WFB
00197 #define DSPMK_X_DMA_WFN DSP_X_DMA_WFN
00198 #define DSPMK_X_DMA_WFP DSP_X_DMA_WFP
00199 #define DSPMK_X_DMA_W_M DSP_X_DMA_W_M
00200 #define DSPMK_X_DMQRP DSP_X_DMQRP
00201 #define DSPMK_X_DMQWP DSP_X_DMQWP
00202 #define DSPMK_X_DSPMSG_A1 DSP_X_DSPMSG_A1
00203 #define DSPMK_X_DSPMSG_B0 DSP_X_DSPMSG_B0
00204 #define DSPMK_X_DSPMSG_B1 DSP_X_DSPMSG_B1
00205 #define DSPMK_X_DSPMSG_B2 DSP_X_DSPMSG_B2
00206 #define DSPMK_X_DSPMSG_M_O DSP_X_DSPMSG_M_O
00207 #define DSPMK_X_DSPMSG_R_O DSP_X_DSPMSG_R_O
00208 #define DSPMK_X_DSPMSG_X0 DSP_X_DSPMSG_X0
00209 #define DSPMK_X_DSPMSG_X1 DSP_X_DSPMSG_X1
00210 #define DSPMK_X_HMSRP DSP_X_HMSRP
00211 #define DSPMK_X_HMSWP DSP_X_HMSWP
00212 #define DSPMK_X_MIDI_MSG DSP_X_MIDI_MSG
00213 #define DSPMK_X_NCHANS DSP_X_NCHANS
00214 #define DSPMK_X_NCLIP DSP_X_NCLIP
00215 #define DSPMK_X_SAVED_A0 DSP_X_SAVED_A0
00216 #define DSPMK_X_SAVED_A1 DSP_X_SAVED_A1
00217 #define DSPMK_X_SAVED_A2 DSP_X_SAVED_A2
00218 #define DSPMK_X_SAVED_B0 DSP_X_SAVED_B0
00219 #define DSPMK_X_SAVED_B1 DSP_X_SAVED_B1
00220 #define DSPMK_X_SAVED_B2 DSP_X_SAVED_B2
00221 #define DSPMK_X_SAVED_HOST_RCV1 DSP_X_SAVED_HOST_RCV1
00222 #define DSPMK_X_SAVED_HOST_RCV2 DSP_X_SAVED_HOST_RCV2
00223 #define DSPMK_X_SAVED_HOST_XMT1 DSP_X_SAVED_HOST_XMT1
00224 #define DSPMK_X_SAVED_HOST_XMT2 DSP_X_SAVED_HOST_XMT2
00225 #define DSPMK_X_SAVED_M_HMS DSP_X_SAVED_M_HMS
00226 #define DSPMK_X_SAVED_M_I1 DSP_X_SAVED_M_I1
00227 #define DSPMK_X_SAVED_M_I2 DSP_X_SAVED_M_I2
00228 #define DSPMK_X_SAVED_M_O DSP_X_SAVED_M_O
00229 #define DSPMK_X_SAVED_N_HMS DSP_X_SAVED_N_HMS
00230 #define DSPMK_X_SAVED_N_I1 DSP_X_SAVED_N_I1
00231 #define DSPMK_X_SAVED_N_I2 DSP_X_SAVED_N_I2
00232 #define DSPMK_X_SAVED_N_O DSP_X_SAVED_N_O
00233 #define DSPMK_X_SAVED_REGISTERS DSP_X_SAVED_REGISTERS
00234 #define DSPMK_X_SAVED_R_HMS DSP_X_SAVED_R_HMS
00235 #define DSPMK_X_SAVED_R_I1 DSP_X_SAVED_R_I1
00236 #define DSPMK_X_SAVED_R_I1_HMLIB DSP_X_SAVED_R_I1_HMLIB
00237 #define DSPMK_X_SAVED_R_I2 DSP_X_SAVED_R_I2
00238 #define DSPMK_X_SAVED_R_O DSP_X_SAVED_R_O
00239 #define DSPMK_X_SAVED_SR DSP_X_SAVED_SR
00240 #define DSPMK_X_SAVED_X0 DSP_X_SAVED_X0
00241 #define DSPMK_X_SAVED_X1 DSP_X_SAVED_X1
00242 #define DSPMK_X_SAVED_Y0 DSP_X_SAVED_Y0
00243 #define DSPMK_X_SAVED_Y1 DSP_X_SAVED_Y1
00244 #define DSPMK_X_SCI_COUNT DSP_X_SCI_COUNT
00245 #define DSPMK_X_SCRATCH1 DSP_X_SCRATCH1
00246 #define DSPMK_X_SCRATCH2 DSP_X_SCRATCH2
00247 #define DSPMK_X_SSIRP DSP_X_SSIRP
00248 #define DSPMK_X_SSIWP DSP_X_SSIWP
00249 #define DSPMK_X_SSI_PHASE DSP_X_SSI_PHASE
00250 #define DSPMK_X_SSI_RFP DSP_X_SSI_RFP
00251 #define DSPMK_X_SSI_SAVED_A0 DSP_X_SSI_SAVED_A0
00252 #define DSPMK_X_SSI_SAVED_A1 DSP_X_SSI_SAVED_A1
00253 #define DSPMK_X_SSI_SAVED_A2 DSP_X_SSI_SAVED_A2
00254 #define DSPMK_X_SSI_SAVED_M_I1 DSP_X_SSI_SAVED_M_I1
00255 #define DSPMK_X_SSI_SAVED_R_I1 DSP_X_SSI_SAVED_R_I1
00256 #define DSPMK_X_SSI_SAVED_X0 DSP_X_SSI_SAVED_X0
00257 #define DSPMK_X_SSI_SAVED_X1 DSP_X_SSI_SAVED_X1
00258 #define DSPMK_X_START DSP_X_START
00259 #define DSPMK_X_TICK DSP_X_TICK
00260 #define DSPMK_X_TMQRP DSP_X_TMQRP
00261 #define DSPMK_X_TMQWP DSP_X_TMQWP
00262 #define DSPMK_X_XHM_R_I1 DSP_X_XHM_R_I1
00263 #define DSPMK_X_ZERO DSP_X_ZERO
00264
00265
00266 #define DSPMK_YB_DMA_W DSP_YB_DMA_W
00267 #define DSPMK_YB_DMA_W0 DSP_YB_DMA_W0
00268 #define DSPMK_YB_DMA_W2 DSP_YB_DMA_W2
00269 #define DSPMK_YB_DMQ DSP_YB_DMQ
00270 #define DSPMK_YB_DMQ0 DSP_YB_DMQ0
00271 #define DSPMK_YB_HMS DSP_YB_HMS
00272 #define DSPMK_YB_HMS0 DSP_YB_HMS0
00273 #define DSPMK_YB_TMQ DSP_YB_TMQ
00274 #define DSPMK_YB_TMQ0 DSP_YB_TMQ0
00275 #define DSPMK_YB_TMQ2 DSP_YB_TMQ2
00276 #define DSPMK_Y_RUNSTAT DSP_Y_RUNSTAT
00277 #define DSPMK_Y_TICK DSP_Y_TICK
00278 #define DSPMK_Y_TINC DSP_Y_TINC
00279 #define DSPMK_Y_ZERO DSP_Y_ZERO
00280
00281
00282 #define DSPMK_L_STATUS DSP_L_STATUS
00283 #define DSPMK_L_TICK DSP_L_TICK
00284 #define DSPMK_L_TINC DSP_L_TINC
00285 #define DSPMK_L_ZERO DSP_L_ZERO
00286
00287 #endif